|
|
P. Renukaswamy, N. Markulic, S. Park, A. Kankuppe Raghavendra Swamy, Q. Shi, P. Wambacq and J. Craninckx, “A 12mW 10GHz FMCW PLL Based on an Integrating DAC with 90kHz rms Frequency Error for 23MHz/µs Slope and 1.2GHz Chirp Bandwidth,” in 2020 International Solid-State Circuits Conference, San Francisco: Institute of Electrical and Electronics Engineers ( IEEE ), Feb. 2020, pp. 3.
|
|
