|
|
T. Huynh Bao, S. Sakhare, A. Mercha, D. Verkest, A. Thean and P. Wambacq, “Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs,” in Design-Process-Technology Co-optimization for Manufacturability X, SPIE, Feb. 2016, pp. 12.
|
|
