|
Comparator hysteresis compensation for decision feedback equalisers This publication appears in: Electronics Letters Authors: O. Mattia, D. Guermandi and P. Wambacq Volume: 54 Issue: 25 Pages: 1421-1422 Publication Date: Dec. 2018
Abstract: High-speed comparators are extensively used in serial link receiver designs. Some comparator architectures can show significant hysteresis that degrade the sensitivity of the receiver, increasing the bit error rate. In this Letter, a comparator hysteresis compensation strategy that re-uses the first tap of a decision feedback equaliser to shift the comparator input voltage, increasing the decision margin is proposed. An updated equaliser coefficient adaptation scheme is also introduced. The proposed technique can be used for binary and multi-level modulations.
|
