|
|
A. Thean, D. Yakimets, T. Huynh Bao, P. Schuddinck, S. Sakhare, M. Garcia Bardon, A. Sibaja-Hernandez, I. Ciofi, G. Eneman, A. Veloso, P. Raghavan, A. Mercha, Z. Tokei, D. Verkest, P. Wambacq, K. De Meyer and N. Collaert, “Vertical device architecture for 5nm and beyond: device & circuit implications,” in 2015 Symposium on VLSI Technology and Circuits, IEEE, 2015.
|
|
