|
|
A. Thean, P. Wambacq, J. Lee, M. Cho, A. Veloso, Y. Sasaki, T. Chiarella, K. Miyaguchi, B. Parvais, M. Garcia Bardon, P. Schuddinck, M. Kim, N. Horiguchi, M. Dehan, A. Mercha, G. Van Der Plas, N. Collaert and D. Verkest, “Impact of multi-gate device architectures on digital and analog circuits and its implications on system-on-chip technologies,” in 2013 IEEE International Electron Devices Meeting, IEEE, 2013.
|
|
